This paper evaluates the performance of Spin-Torque Transfer Random Access Memory (STT-RAM) basic memory cell configurations in 45nm hybrid CMOS/MTJ process. Switching speed and current drawn by the cells have been calculated and compared. Cell design has been done using cadence tools. The results obtained show good agreement with theoretical results.

[1] M.N. Baibich, J.M. Broto, A. Fert et al, Giant magneto- resistance of (001)Fe/(001) Cr magnetic superlattices, Phys. Rev. Lett. 61, 2472–2475(1988)
[2] G. Binash, P. Grünberg, F. Saurenbach et al , Enhanced magnetoresistance in layered magnetic structures with antiferromagnetic interlayer exchange, Phys. Rev. B 39, 4828–4830 (1989).
[3] N. F. Mott, The electrical conductivity of transition metals, Proc. Roy. Soc. A 153, 699–718 (1936).
[4] S. Yuasa, T. Nagahama,K. Fukushima et al, Giant room-temperature magnetoresistance in single-crystal Fe/MgO/ Fe magnetic tunnel junctions, Nat. Mater. 3, 868–871 (2004)
[5] S.S.P Parkin, C. Kaiser, A. Panchula et al , Giant tunneling magnetoresistance at room temperature with MgO (100) tunnel barriers, Nat. Mater. 3, 862–867 (2004)
[6] 236601Xu,W , Sun, H., Wang, X. Chen, Y., and Zhang, T (2009) Design of last‑level on‑chip cache using spin‑torque transfer RAM (STT-RAM). IEEE Transactions on Very Large Scale Integration Systems, 19:1–11
[7] Zhang, S. Levy, P. M, and Fert, A. (2002) Mechanisms of spin‑polarized current driven magnetization switching, Physical Review Letters, 88: Very Large Scale Integration Systems, 19: 1–11.
[8] Prejbeanu, I. L, Kerekes, M, Sousa, R.C. Sibuet, H. Redon, O. Dieny, and Nozières, J. P. (2007). Thermally assisted MRAM Journal of Physics: Condensed Matter, 19:165218.
[9] M. Nakayama, T. Kai, N. Shimomura, M. Amano, E. Kitagawa, T. Nagase,M. Yoshikawa, T. Kishi, S. Ikegawa, and H. Yoda, J. Appl. Phys.103, 07A710 (2008).
[10] H. Ohmori, T. Hatori, and S. Nakagawa, J. Appl. Phys. 103, 07A911 (2008).
[11] Li. J. Liu, H. Salahuddin, S. and Roy, K. (2008) Variation tolerant spin torque transfer (STT) MRAM array for yield enhancement Paper presented at the IEEE Custom Integrated Circuits Conference (CICC) San José, CA.
[12] Deac, A. Redon, O. Sousa, R. C. Dieny, B. Nozières, J. P. Zhang, Z. Liu Y, and Freitas, (2004) Current driven resistance change in low resistance x area magnetic tunnel junctions with ultra‑thin Al‑Ox barriers. Journal of Applied Physics, 92: 6792 – 6794.

@article{Karrar03031004,
title = " Design of STT-RAM cell in 45nm hybrid CMOS/MTJ process ",
journal = "International Journal of Science and Engineering Applications (IJSEA)",
volume = "3",
number = "3",
pages = "49 - 52",
year = "2014",
author = " Karrar Hussain,Dr. C V Krishna Reddy,Dr. K Lal Kishore ",
}